Synopsys launches software-defined hardware-assisted verification with up to 2x ZeBu Server 5 performance boost

Reuters03-12
Synopsys launches software-defined hardware-assisted verification with up to 2x ZeBu Server 5 performance boost

Synopsys announced software-defined updates to its ZeBu Server 5 emulation platform that it said can deliver up to a 100% performance increase. The company said the same approach can scale capacity by up to 100% using modular hardware-assisted verification. Synopsys also introduced HAPS-200 12 FPGA and ZeBu-200 12 FPGA platforms and said they provide 100% higher capacity than previous 6 FPGA platforms.

Disclaimer: This news brief was created by Public Technologies (PUBT) using generative artificial intelligence. While PUBT strives to provide accurate and timely information, this AI-generated content is for informational purposes only and should not be interpreted as financial, investment, or legal advice. Synopsys Inc. published the original content used to generate this news brief via PR Newswire (Ref. ID: 202603111200PR_NEWS_USPR_____SF07827) on March 11, 2026, and is solely responsible for the information contained therein.

At the request of the copyright holder, you need to log in to view this content

Disclaimer: Investing carries risk. This is not financial advice. The above content should not be regarded as an offer, recommendation, or solicitation on acquiring or disposing of any financial products, any associated discussions, comments, or posts by author or other users should not be considered as such either. It is solely for general information purpose only, which does not consider your own investment objectives, financial situations or needs. TTM assumes no responsibility or warranty for the accuracy and completeness of the information, investors should do their own research and may seek professional advice before investing.

Comments

We need your insight to fill this gap
Leave a comment